一区二区三区播放_久久亚洲成人_色婷婷一区二区三区_国产在线精品区_91av国产在线_蜜桃视频网站www

　　元器件交易網(wǎng)訊 4月23日消息，據(jù)外媒報(bào)道，Altera發(fā)布具有硬浮點(diǎn)的全新Arria 10 FPGA，但其具體設(shè)計(jì)流程還需要等待。

　　其中，DSP模塊符合IEEE 754標(biāo)準(zhǔn)，該模塊也將用于Stratix 10 FPGA中。

　　Arria運(yùn)算能力達(dá)到1.5Tflop，Stratix運(yùn)算能力為10Tflop。

　　“設(shè)計(jì)者可以選擇固定模式或浮點(diǎn)模式，且浮點(diǎn)塊可以與已有設(shè)計(jì)向后兼容。用戶可以采用這些FPGA解決大數(shù)據(jù)分析、制作油氣業(yè)抗震模型、進(jìn)行金融模擬。”

　　浮點(diǎn)模塊采用的包括示范和基準(zhǔn)在內(nèi)的浮點(diǎn)設(shè)計(jì)流程將于下半年推出。

　　20nm的Arria 10采用兩枚ARMCortex-A9核心，串行收發(fā)器速度達(dá)28.3Gbit/s，母板最高支持17.4Gbit/s，并支持2.666Gbit/s DDR4。（元器件交易網(wǎng)毛毛  譯）

　　以下為原文：

　　Altera adds hard floating point to FPGAs

　　Altera is shipping Arria 10 FPGAs withhardened floating-point DSP blocks, but customers will have to wait for designflows.

　　The DSP block, which is IEEE 754-compliant,will also be in Stratix 10 FPGAs.

　　Up to 1.5 Tflop is claimed in Arria and 10Tflop in Stratix.

　　“Designers are able to choose either fixed or floating-point modesand the floating point blocks are backwards compatible with existing designs,”said Altera. “The inclusion enable customers to use FPGAs to address problemsin big data analytics, seismic modeling for oil and gas industries andfinancial simulations.”

　　Floating-point design flows, includingdemonstrations and benchmarks, for the floating-point blocks will be availablein the second half of this year.

　　“Customers can start designing today with Arria 10 FPGAs using softimplementations of floating point and then seamlessly migrate to hardenedfloating point implementation when the design flows are available.”

　　The firm’s DSP Builder Advanced Blocksetwill offer a model-based design flow allowing designers to go from systemdefinition and simulation to system implementation using MathWorks Simulink.

　　20nm Arria 10 can also include a dual-corehard ARM Cortex-A9, serial transceivers up to 28.3Gbit/s, backplane support upto 17.4Gbit/s, and support for DDR4 at 2.666Gbit/s.